




Calpella Switchable Graphic BLOCK DIAGRAM



GPU PWR CTRL Option 1 (Default/ VDDR3 before VDDR1)




GPU PWR CTRL Option 2 (VDDR3 after VDDR1)












Power States

| POWER PLANE | VOLTAGE | DESCRIPTION | CONTROL SIGNAL | ACTIVE IN |
|----------------|--------------|----------------|----------------|-----------|
| VIN | +10V~+19V | MAIN POWER | | S0-S5 |
| +RTC_CELL | +3V~+3.3V | RTC | | S0-S5 |
| +3VPCU | +3.3V | 8051 POWER | ALWON | S0-S5 |
| +5VPCU | +5V | CHARGE POWER | ALWON | S0-S5 |
| +15V | +15V | LARGE POWER | +15V_ALWP | S0-S5 |
| 3V_LAN_S5 | +3.3V | LAN POWER | AUX_ON | |
| +5VSUS | +5V | | SUSD | |
| +3VSUS | +3.3V | | SUSD | |
| +1.5VSUS | +1.5V | SODIMM POWER | SUSON | |
| +0.75V_DDR_VTT | +0.9V | SODIMM POWER | MAINON | |
| +5V | +5V | | MAIND | |
| +3V | +3.3V | | MAIND | |
| +1.8V | +1.8V | | MAINON | |
| +1.5V | +1.5V | PCH POWER | MAIND | |
| +1.1V_VTT | +1.05V~+1.1V | CPU POWER | MAINON | |
| +1.05V | +1.05V | PCH POWER | MAINON | |
| +VCC_CORE | 0V~+1.5V | CPU CORE POWER | VRON | |
| LCDVCC | +3.3V | LCD Power | LVDS_VDDEN | |
| MBAT+ | +10V~+17V | MAIN BATTERY | | |
| +5V_S5 | +5V | | S5_ON | |
| +3V_S5 | +3.3V | | S5D | |


Thermal Follow Chart









| | |
|-------------------------|---|
| Scan Chain (Default) | STUFF -> R469, R491, R507 NO STUFF -> R489, R490 |
| CPU Only | STUFF -> R490, R491 NO STUFF -> R469, R489, R507 |
| GMCH Only | STUFF -> R489, R507 NO STUFF -> R491, R490, R469 |





AUBURNDAL/CLARKSFIELD PROCESSOR (POWER)

AUBURNDAL/CLARKSFIELD PROCESSOR (GRAPHICS POWER)



HFM_VID : Max 1.4V
LFM_VID : Min 0.65V

Quanta Computer Inc.


PROJECT : ZQ3

Size: Document Number: **AUBURNDAL 3/4 (PWR)** Rev 1A


Date: Monday, March 28, 2010 Sheet 6 of 47

AUBURNDALE/CLARKSFIELD PROCESSOR(RESERVED, CFG)


PCH4 (CLG)




GPU RST#(CLG)





GPIO Pull-up/Pull-down(CLG)



IBEX PEAK-M (POWER)



IBEX PEAK-M (GND)





Quanta Computer Inc.

PROJECT :ZQ3




| | | |
|-------|------------------------|----------------|
| Size | Document Number | Rev |
| | IBEX PEAK-M 6/6 | 1A |
| Date: | Monday, March 29, 2010 | Sheet 13 of 47 |

DDR_STD (DDR)



WWW.AliSaler.Com

DDR_STD(DDR)



GPU_1(VGA)


PEX_IOVDD+PEX_IOVDDQ+PEX_PLLVDD > 2.2A

N11P_GPU : AJON11P0T05



N11M_GPU : AJON11M0T07

N11P_A2_GPU : AJON11P0T20


N11M_B1_GPU : AJON11M0T22




PCI EXPRESS




power up sequence



NB9M: VGACORE +0.90V (Normal) , +1.09V NVVDD Maximum Settling Time




PEX_RST timing




R450 un-mount for switchable function




Only for Hybrid




GPU_2(VGA)



GPU_3(VGA)






Quanta Computer Inc.
PROJECT : ZQ3

| | | |
|-------|------------------------------|----------------|
| Size | Document Number | Rev |
| | N11P-GE (DISPLAY) 3/5 | 1A |
| Date: | Monday, March 29, 2010 | Sheet 18 of 47 |


PIN STRAPS(VGA)



| | Logical Strapping Bit3 | Logical Strapping Bit2 | Logical Strapping Bit1 | Logical Strapping Bit0 | |
|-----------------|------------------------|------------------------|------------------------|------------------------|------|
| ROM_SO NB10X | XCLK_417 | FB_0_BAR_SIZE | SMB_ALT_ADDR | VGA_DEVICE | 0001 |
| ROM_SCLK | PCI_DEVIDE[4] | SUB_VENDOR | SLOT_CLK_CFG | PEX_PLL_EN_TERM | 0010 |
| ROM_SI | RAMCFG[3] | RAMCFG[2] | RAMCFG[1] | RAMCFG[0] | XXXX |
| STRAP2 | PCI_DEVID[3] | PCI_DEVID[2] | PCI_DEVID[1] | PCI_DEVID[0] | 1000 |
| STRAP1 | 3GIO_PADCFG[3] | 3GIO_PADCFG[2] | 3GIO_PADCFG[1] | 3GIO_PADCFG[0] | 0001 |
| STRAP0 | USER[3] | USER[2] | USER[1] | USER[0] | 1111 |

| RAMCFG [3:0] | DESCRIPTION | Vendor | Vendor P/N | ROM_SI |
|--------------|-----------------------------------|----------|--------------------|--------|
| 0000 | Reserved | | | |
| 0001 | DDR3 64Mx16x8, 128bit, 1GB,800MHz | Qimonda | IDGH1G-04A1F1C-16X | PD 10K |
| 0010 | DDR3 64Mx16x8, 128bit, 1GB,800MHz | Hynix | H5TQ1G63BFR-12C | PD 15K |
| 0011 | DDR3 64Mx16x8, 128bit, 1GB,800MHz | Samsung | K4W1G1646E-HC12 | PD 20K |
| 0101 | | Reserved | | |
| XXXX | DDR3 64Mx16x8, 128bit, 1GB,667MHz | Hynix | H5TQ1G63AFR-14C | |
| XXXX | DDR3 64Mx16x8, 128bit, 1GB,667MHz | Samsung | K4W1G1646D-EC12 | |


(Ra)



Default: Hynix VRAM

Hynix =15K pull down(64Mx16)
Samsung =20K pull down(64Mx16)

| CHIP | ROM_SCLK | STRAP2 | PCI_DEVID |
|----------|----------|--------|-----------|
| N11M-GE1 | PU 15K | PD 30K | 0x0A75 |
| N11P-GE1 | PD 15K | PU 10K | 0x0A29 |



Logical Strap Bit Mapping

| PU | PD |
|-----|------|
| 5K | 1000 |
| 10K | 1001 |
| 15K | 1010 |
| 20K | 1011 |
| 25K | 1100 |
| 30K | 1101 |
| 35K | 1110 |
| 45K | 1111 |

4.99K/F 4: CS24992FB26 [RES CHIP 4.99K 1/16W +1% (0402)]
10K/F 4: CS31002FB26 [RES CHIP 10K 1/16W +1% (0402)]
15K/F 4: CS31502FB24 [RES CHIP 15K 1/16W +1% (0402)]
20K/F 4: CS32002FB29 [RES CHIP 20K 1/16W +1% (0402)]
30.1K/F 4: CS33012FB18 [RES CHIP 30.1K 1/16W +1% (0402)]
35.7K/F 4: CS33522FB13 [RES CHIP 35.7K 1/16W +1% (0402)]
45.3K/F 4: CS34532FB18 [RES CHIP 45.3K 1/16W +1% (0402)]

GPIO ASSIGNMENTS


| GPIO | I/O | ACTIVE | USAGE |
|------|-----|--------|---------------------------------|
| 0 | N/A | N/A | |
| 1 | IN | N/A | Hot plug detect for IFP link C |
| 2 | OUT | HIGH | PANEL BACKLIGHT PWM |
| 3 | OUT | HIGH | PANEL POWER ENABLE |
| 4 | OUT | HIGH | PANEL BACKLIGHT ENABLE |
| 5 | OUT | N/A | NVVDD VID0 |
| 6 | OUT | N/A | NVVDD VID1 |
| 7 | OUT | N/A | NVVDD VID2 11/13 |
| 8 | I/O | LOW | OVERT |
| 9 | I/O | LOW | ALERT |
| 10 | OUT | N/A | FBVREF SELECT |
| 11 | OUT | N/A | SLI SYNC0 |
| 12 | IN | N/A | PWR_LEVEL 11/13 |
| 13 | OUT | N/A | MEM_VID or power supply control |
| 14 | OUT | N/A | PS CONTROL |




Quanta Computer Inc.

PROJECT : ZQ3


GPU_4(VGA)



Thermal Sensor(VGA)



| | |
|----------|-------------|
| NS | none |
| WINDBOND | AL83L771K02 |
| GMT | AL000780003 |




Quanta Computer Inc.
PROJECT : ZQ3
Size Document Number
N11P-GE (POWER & GND&THM) 5/5
Date: Monday, March 29, 2010 Sheet 20 of 47 Rev 1A

VRAM_A(VGA)

```
(17) VMA_DQ[63..0]
(17) VMA_DM[7..0]
(17) VMA_WDQS[7..0]
(17) VMA_RDQS[7..0]
```

CHANNEL A: 256MB/512MB DDR3

(17,22,46) +1.5V_GFX 




```
(17) VMC_DQ[63..0]
(17) VMC_DM[7..0]
(17) VMC_WDQS[7..0]
(17) VMC_RDQS[7..0]
```


(17,21,46) +1.5V_GFX




CRT Switch(CRT)




CRT SWITCH (DOK)




LVDS Switch (LDS)




LVDS




LCD Power(LDS)




Backlight Control (LDS)




CAMERA Module(CCD)





Cardreader(MMC)




4 IN 1 CARD READER (MMC)






LAN SWITCH (DOK)




| SEL | Function |
|------|-----------|
| LOW | Dock side |
| HIGH | M/B side |


TRANSFORMER (LAN)




RJ45(LAN)




MINI-CARD WLAN/WMAX(MPC)




SATA HDD(HDD)



SATA ODD (ODD)










ODD POWER(ODD)




Connect to PCH(GPIO21) pin Y9
and EC pin28(GPIO53)

Codec(ADO)






(TPM)




| Resiger Base Address | |
|----------------------|---------|
| BADD=0 | 2E / 2F |
| BADD=1 (default) | 4E / 4F |



S3 leakage solution(CLG)






Quanta Computer Inc.


PROJECT : ZQ3


| | | |
|------------------|------------------------|----------------|
| Size | Document Number | Rev 1A |
| eSATA/USB | | |
| Date: | Monday, March 29, 2010 | Sheet 32 of 47 |

CABLE DOCK(DOK)




MDC(MDM)







| | | |
|---|------------------------|----------------|
|  Quanta Computer Inc. PROJECT : ZQ3 | | Rev 1A |
| Size | Document Number | |
| Docking | | |
| Date: | Monday, March 29, 2010 | Sheet 33 of 47 |


INT K/B (KBC)




TOUCHPAD & Finger-Printer CONN.(TPD)





M/B LED(UIF)



SW BOARD CONNECTOR(UIF)




M/B LED(UIF)




Quanta Computer Inc.
PROJECT : ZQ3


| | | |
|-------|-----------------------------|----------------|
| Size | Document Number | Rev |
| | POWER/MMB/LAUNCH/LED | 1A |
| Date: | Monday, March 29, 2010 | Sheet 36 of 47 |


CPU FAN(THM)




HALL SENSOR(HSR)








[PWM]




Quanta Computer Inc.
PROJECT : ZQ3

| | | |
|-------|------------------------|----------------|
| Size | Document Number | Rev |
| | +VTT (UP6111A) | 1A |
| Date: | Monday, March 29, 2010 | Sheet 41 of 47 |




OCP:12A
1.05V/8.2A





Quanta Computer Inc.
PROJECT : ZQ3

| | | |
|-------|----------------------------|----------------|
| Size | Document Number | Rev |
| | VCCP 1.05V(UP6111A) | 1A |
| Date: | Monday, March 29, 2010 | Sheet 42 of 47 |



SMDDR_VTERM
0.75V (0.45A)



| | S3 | S5 | VTT | REF | +1.5VSUS |
|-------|----|----|-----|-----|----------|
| S0 | 1 | 1 | ON | ON | ON |
| S3 | 0 | 1 | ON | ON | OFF |
| S4/S5 | 0 | 0 | OFF | OFF | OFF |

